

BEST AVAILABLE COPY

(18) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) EP 0 809 228 A2

EUROPEAN PATENT APPLICATION

(43) Date of publication:
25.11.1997 Bulletin 1997/48
(51) Int. Cl.: G09G 3/32, G09G 3/20
(21) Application number: 97107138.6
(22) Date of filing: 30.04.1997

(84) Designated Contracting States:
DE FR GB
(30) Priority: 23.05.1996 US 652075
(71) Applicant: MOTOROLA, INC.
E Schaumburg, IL 60196 (US)
(72) Inventors:
- Huang, Rong-Ting
Gilbert, Arizona 85233 (US)

• Wright, Phil
Scottsdale, Arizona 85260 (US)
• Joseph, Eric D.
Chandler, Arizona 85228 (US)
(74) Representative:
Gibson, Sarah Jane et al
Motorola,
European Intellectual Property Operations,
Midpoint,
Alconon Link
Basingstoke, Hampshire RG21 7PL (GB)

(54) Drive device and method for scanning a monolithic integrated led array

(57) A matrix (11) including a plurality of light emitting devices organized into a plurality of rows of first contacts and a plurality of columns of second contacts, decoding switches (15, 12) each coupled to a number of individual rows/columns and to a number of row/column address lines B0 - B1, A0 - A1 for selecting an addressed one of the number of individual rows/columns, and to an individual row/column data lead (PO - P35, CO - C59) for selecting a row/column decoding

switch (15, 12). The matrix (11) and row and column address lines (15, 12) are integrated onto a common substrate. A programmable voltage source (34) is coupled to the column decoding switches (12) by the column data leads (CO - C59) and a programmable current sink (45) is coupled to the row decoding switches (15) by the row data leads (PO - P35).




FIG. 7

Printed by Rank Xerox 8400 Business Services
5.14.2004

EP 0 809 228 A2

3 EP 0 809 228 A2 4

number of pixels involved, high clock rates are involved in the shifting of data into and out of the memory. The high scan rates and high clock rates required, result in excessive dynamic power dissipation.

Displays utilizing two dimensional arrays, or matrices, of pixels each containing one or more light emitting devices, are very popular in the electronic and communication devices, because large amounts of data and pictures can be transmitted very rapidly and to virtually any location. One problem with these matrices is that each row (or column) of light emitting devices in the matrix must be separately addressed and driven with a video or data driver.

Accordingly, it would be advantageous to be able to manufacture displays, and especially color displays, with simpler and fewer data drivers and with fewer I/O terminals.

It is an object of the present invention to provide new and improved driven matrices of light emitting devices using digital data drivers.

It is another object of the present invention to provide new and improved driven matrices of light emitting devices using fewer data drivers.

It is a further object of the present invention to provide LED matrix display and driver circuitry which utilizes substantially less power than equivalent prior art displays.

It is still a further object of the present invention to provide improvements in decoding switches of monolithic matrices of LEDs.

It is still a further object of the present invention to provide LED displays which are less expensive, smaller, and lighter to manufacture.

It is yet another object of the present invention to provide LED displays which integrate decoding switches for column and row selection in a monolithic integrated array.

It is still another object of the present invention to provide LED displays with reduced I/O terminal count for column and row selection in LED matrices.

Summary of the Invention

Briefly, to achieve the desired objects of the instant invention in accordance with a preferred embodiment thereof, provided is a matrix including a plurality of light emitting devices organized into a plurality of rows of first contacts and a plurality of second contacts. Row/column decoding switches each coupled to a number of individual row/columns and to a number of row/column address lines for selecting an addressed one of the number of individual rows/columns, and to an individual row/column data lead for selecting a row/column decoding switch.

In a preferred embodiment, the matrix and row and column switches are integrated onto a common substrate. Also, a programmable voltage source is coupled to the column decoding switches by the column data

leads and a programmable current sink is coupled to the row decoding switches by the row data leads.

Brief Description of the Drawings

The foregoing and further more specific objects and advantages of the instant invention will become readily apparent to those skilled in the art from the following detailed description of a preferred embodiment thereof taken in conjunction with the drawings, in which:

FIG. 1 is a simplified block diagram illustrating a monolithic light emitting device (LED) array with driving circuits in accordance with the present invention;

FIG. 2 is a simplified block diagram which illustrating a plurality of LED array column decode switches;

FIG. 3 illustrates a truth table for the LED array column decode switches illustrated in FIG. 2;

FIG. 4 illustrates a truth table for the LED array row decode switches;

FIG. 5 is a schematic diagram illustrating a single column decode switch circuit of the plurality of column decode switches illustrated in block form in FIG. 2;

FIG. 6 is a schematic diagram illustrating an LED array row decode switch circuit;

FIG. 7 is a schematic diagram illustrating the monolithic light emitting device (LED) array with driving circuits of FIG. 1;

FIG. 8 is a simplified cross-sectional view illustrating the embodiment of an structure for a column or row decode switch; and

FIG. 9 is a simplified cross-sectional view illustrating another embodiment of an structure for a column or row decode switch.

Description of the Preferred Embodiment

Turning now to the drawings in which the reference characters indicate corresponding elements throughout the several views, attention is first directed to FIG. 1 which illustrates a light emitting device (LED) array integrated circuit 10. Integrated circuit 10 includes an array 11 of 240 by 144 elements designated pixels, each pixel with a unique column and row electrical connection. It will of course be understood that integrated circuit 10 is being utilized for purposes of this application, and is not limited to the use of pixels of this size. The array 11 is in fact a matrix array of a large variety of arrays and specifically different numbers of columns and rows and/or different types of devices.

As illustrated in this embodiment of the instant invention, a plurality of column decoder switches 12 comprise 80 column signals, CO through C59. Input signals CO through C59 are designated as data signals and two pairs of complimentary input signals, A₀, A₁ and A₂, A₃ are designated as address signals. Each column decoder switch 12 is illustrated as having input sig-

1 EP 0 809 228 A2 2
Description
Field of the Invention
The present invention relates, in general, to display devices, and more particularly, to a novel drive device for operating a display.

More particularly, this invention relates to Light Emitting Device (LED) arrays, and more specifically to a monolithic drive device integrated with an LED array.

Background of the Invention

Matrix addressing techniques are well known in the art and have been utilized to control various types of displays such as light emitting diode displays, liquid crystal device (LCD) displays, and field emission device (FED) displays. Matrix addressing schemes typically organize the light emitting elements or pixels into a number of rows and columns with each pixel being a section of a particular row and a particular column, illuminating the pixels when actuating an intersecting row and column thereby providing a closed current path that includes the pixel to be illuminated.

Circuitry for driving an LED matrix display having rows and columns with a plurality of pixels, includes a memory with a certain number of bits width, where the number of bits is equal to the number of pixels, a column output for supplying the number of bits parallel to memory and a row output for supplying the number of bits parallel to memory, and driver circuitry connected to the memory and to the column output for selecting a complete row of bits of data stored in the memory and supplying the complete row of bits to the column output. Memory for the driver circuitry is for example any of the electronic memories available on the market including but not limited to ROMs, PROMs, EPROMs, EEPROMs, RAMs, etc.

Image information is generally supplied to the LED driver circuitry memory by way of a data input and is stored in a predetermined location by means of an address supplied to the address input. The stored data is supplied to the LED display a complete row at a time by way of a latch/column driver. Each bit of data for each column in the row is accessed in memory and transferred to a latch circuit. The current data is then supplied to the column driver which drives the column driver directly. At the same time, a shift register is sequentially selecting a next row of data each time a pulse is received from a clock. The newly selected row of pixels is actuated by row drivers so that data supplied to the same pixels by a latch/column driver causes the pixel to emit the required amount of light.

There are two basic approaches for energizing the appropriate row and for transferring data to the row driver. One approach is to scan the entire array, row by row, using additional latching circuits for the column drivers. This configuration is heavily dependent on a large number of I/O terminal counts and the circuit becomes burdensome and not conducive to miniaturization. Another major concern in adapting displays with large numbers of light emitting elements or pixels to portable applications is the issue of power dissipation. This is a concern for the light emitting elements within the display as well as the driver electronics. In a typical row addressable display, the data is input serially and latched into the circuitry that drives the light emitting elements. Typically a row (or column) is illuminated only a small fraction of the time each time the display is scanned. Because of the high scan rate and the large


2 EP 0 809 228 A2 3
number of pixels, the power dissipation is high. Another approach uses shift registers. Referring to the second approach, each row or column is individually addressed. The cruelty required to sequence through

5 EP 0 809 228 A2 6
nails A₀, A₁, A₂, and A₃, and one of CO through C59 applied thereto. It will be understood that only two signals and their complements are used herein because generally a single circuit can generate each signal and its compliment, resulting in further saving of circuitry and chip area. Four individual (i.e. separate and distinct) column 13 of array 11 are coupled to each column decode switch 12, thereby allowing the array 11 to be addressed in four columns. Each column 13 has 36 address lines A₀ through A₃ for a total of 240 columns 13 of array 11. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in column IO count. Column decoding switches 12 are proposed for use with an LED array monolithically integrated with the decoding switches to simultaneously reduce the chip IO count. All of column decoding switches 12 used for column scanning have common address lines A₀, A₁, A₂, and A₃ coupled thereto. As a result, the proposed column decoding switch 12 provides a great reduction in

BEST AVAILABLE COPY

EP 0 809 228 A2

EP 0 009 228 A2



۱۷۱




FIG. 2

CN	A0	\bar{A}_0	A1	\bar{A}_1	COLUMN SELECTED
1	0	1	0	1	0
1	0	1	1	0	1
1	1	0	0	1	2
1	1	0	1	0	3


FIG. 3

EP 0 809 228 A2

EP 0 809 228 A2

RN	B0	$\bar{B0}$	B1	$\bar{B1}$	ROW SELECTED
1	0	1	0	1	0
1	0	1	1	0	1
1	1	0	0	1	2
1	1	0	1	0	3

40 FIG. 4



50 FIG. 5

60 FIG. 6






FIG. 7

BEST AVAILABLE COPY

EP 0 809 228 A2



80 FIG. 8



120 FIG. 9

